close
Announcements:
• Machine learning & Neuro Computing 5 Day Workshop from 20th Sept to 24th Sept - Enroll soon - Limited Seats only •• 100% Job guarantee training in DV & PD - Batch starting from September 1st •
Login Now

Advanced VLSI Design & DFT Course

Master the art of functional verification with Advanced Coverage techniques and build a career in chip design with hands-on UVM expertise

Course Features

Structured Course Curriculum

Comprehensive learning path designed by industry experts

24/7 Industry Tool Access

Access to professional tools anytime for practical learning

Mock Interview Preparation

Personalized coaching to ace technical interviews

Best Live Sessions

Interactive sessions with experienced instructors

Industrial Project Assistance

Guidance on real-world projects for portfolio building

1:1 Mentorship

Personalized guidance from industry professionals

Resume Preparation

Professional resume building tailored to verification roles

Placement Guaranteed

Job placement assistance with our industry partners

Course Modules

Module 1 - Advanced Digital Logic Design

Introduction to VLSI
ASIC vs FPGA vs System on chip Design
Digital Logic Design - All Basic topics
Logic gates, Boolean Algebra, K-maps
All types of Combinational Circuits
All type of Sequential Circuits
Shift Registers
Counters
FSMs and Its Application examples
Static Timing Analysis
CMOS Logic Design
Glitches & Hazards
Interview Preparation
Regular Assignments
Mocktests
Interview Preparation

Module 2 - RTL Design using Verilog HDL

Language Basics and Applications
Data Types, Operators, and Syntax
All Description Styles – Theory explanation
Behavioral Modeling
Dataflow Modelling - Lab sessions
Gate Level Modelling - Lab sessions
Switch Level Modelling - Lab sessions
Types of Procedural Statements
Types of Continuous Statements
Blocking and Non-Blocking Assignments - Lab Sessions
Introducing the Process of Synthesis
Coding RTL for Synthesis
Modelling of Combinational Circuits, Latches, Flipflop, Registers, Counters
Registers, Counters
Regular Assignments, Mock Tests
Interview Preparation

Module 3 - Perl Scripting

Introduction to Linux Setup
Importance of Perl Scripting
How to run the commands
Idea on Coverage analysis
Upload and extract the coverage report
Walk through Perl concepts
Coding standards
Explanation of Data types, Arrays
Hashes, Loops
Operators, Subroutines
Date & Time
References, Formats
Directories
Error Handling

Projects & Protocols

Project 1 - UART Protocol - RTL Design Using Verilog HDL

Theory

  • Introduction to UART Protocol: Features and Applications
  • Functional Block Diagram of UART
  • Signal Definitions and Timing Diagram

Implementation

  • Transmitter Design: FSM Implementation, Baud Rate Generator
  • Receiver Design: FSM Implementation, Data Sampling
  • RTL Coding of UART Transmitter and Receiver using Verilog HDL
  • Testbench Creation and Simulation
  • Debugging and Waveform Analysis

Project 2 - I2C Protocol Implementation and Verification

Theory

  • I2C Protocol Overview: Features, Signals, and Modes of Operation
  • Multi-Master and Multi-Slave Configurations
  • Timing Diagram and Bit-Level Analysis

Implementation

  • RTL Design of I2C Controller
  • Writing Test Cases in SystemVerilog
  • Testbench Creation and Verification using SystemVerilog
  • Coverage Metrics and Analysis

Project 3 - AMBA Protocols (APB, AHB, AXI)

Theory

  • Deep Dive into AMBA Protocols: Overview and Features
  • Detailed Signal Features of APB, AHB, and AXI Protocols
  • Comparison and Use Cases in Industry

Implementation

  • APB Protocol: RTL Design and Verification using SystemVerilog
  • AHB Protocol: RTL Design and UVM-Based Verification
  • AXI Protocol: Advanced RTL Design and UVM-Based Verification
  • Developing Comprehensive Test Plans and Writing Test Cases
  • Debugging and Coverage Analysis for AMBA Protocols

Project 4 - 4-Port Calculator

Theory

  • Functional Overview and Applications

Implementation

  • RTL Design of 4-Port Calculator
  • UVM Testbench Development for Verification
  • Test Cases and Coverage Analysis

Project 5 - 1x3 Router

Theory

  • Router Design: Basics and Functionality

Implementation

  • RTL Design of 1x3 Router
  • Writing Test Cases in UVM
  • Verification and Debugging

Project 6 - DMA Controller

Theory

  • Overview of DMA Controller: Functionality and Applications

Implementation

  • RTL Design of DMA Controller
  • Test Plan Development and Test Case Writing
  • Verification using UVM and Coverage Analysis

System on Chip Design

Introduction to System on Chip Design
SOC Verification vs IP Verification
Verification approaches at Industry level
Pre silicon vs Post silicon Verification
Verification vs Validation
ProVLogic

Stay updated with the latest courses, exclusive content, and learning resources delivered straight to your inbox. Subscribe now and never miss an update!

Courses

Company

Social Media

01
02
03
Terms | Privacy | Cookies
VLSI Course VLSI VLSI Design Design VLSI VLSI Engineer VLSI Training Institutes in Hyderabad VLSI Institutes in Hyderabad VLSI Training in Hyderabad VLSI Coaching Institutes in Hyderabad Embedded System PCB Design ProV Logic VLSI PCB Board Design Circuit Board Design Printed Circuit Board Design Printed Circuit Board PCB Design VLSI Design Course Embedded Systems Course

© 2025 ProV Logic. All rights reserved.